capability) and high-temperature electrical design (due to inherent harsh environment), the ability to guarantee the reliability and safety becomes critical [9] [10] [11] [12] . One of the key reliability issues is the short-circuit capability of SiC power MOSFETs.
Recently, several research efforts have focused on the shortcircuit capability testing of 1200-V SiC power MOSFETs. In [13] , the short-circuit capability of 1200-V/100 mΩ SiC MOSFETs with active areas of 3.5 mm × 3.5 mm are studied, and analyzed at 400-V dc bus voltage, 10-V/15 V positive gate bias, and 25°C case temperature. It is shown that the shortcircuit withstand time (SCWT) is around 80 μs at 10-V gate voltage and 50 μs at 15 V. Similar investigation of 1200-V commercially available devices is reported in [14] , with a dc bus voltage of 400 V, gate voltage of +18/0 V, and case temperatures of 90 and 150°C. A major concern of these testing results is that the short-circuit test conditions may not represent the real-application scenarios of 1200-V SiC MOSFETs that usually has a positive gate voltage as high as 20 V and dc bus voltage greater than 600 V. A more practical evaluation of short-circuit capability can be found in [15] and [16] with 600-V dc bus voltage, 20-V/−5-V gate voltage, and 25°C case temperature. However, the temperature-dependent short-circuit characteristics and associated failure mechanisms have not been investigated. In addition, it is still unclear what the key limiting factor (dc bus voltage level, temperature, fault type, device type, etc.) of short-circuit capability is.
The paper is organized as follows. Section II presents the short-circuit capability testing results of three types of commercial SiC MOSFETs under different case temperatures, dc bus voltages, and fault types. In Section III, the temperaturedependent short-circuit characteristics are summarized, and the associated failure mechanisms are analyzed based on the derived electrothermal model and the leakage current model. Section IV concludes the paper.
II. SHORT-CIRCUIT CAPABILITY EVALUATION
Three types of commercially available discrete 1200-V SiC MOSFETs with TO-247 package are investigated in this study, as shown in Table I . These devices have the same on-state resistance, while their current ratings and die sizes are different.
The test circuit configuration and hardware test setup for short-circuit capability evaluation have been introduced in [17, Section II] . The devices will be tested under different fault types, i.e., hard-switching fault (HSF) and fault under load (FUL) condition [18] . In order to prevent the potential damage of the whole test setup when the device under test (DUT) fails, a 0885-8993 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information. [19]- [22] solid-state circuit breaker (SSCB) with a proper short-circuit protection threshold is employed in the dc link. In addition, the DUT is heated by a controlled hot plate at the bottom side of the test board to evaluate its temperature-dependent short-circuit characteristics, and the device case temperature is monitored by a K-type thermocouple with a time constant of around 0.8 s (at 65 ft/s air velocity)/20 s (at still air). are the drain-source voltage, drain current of the DUT, and the protection signal from the SSCB, respectively. The overall short-circuit behavior under both fault types is similar and can be divided into four stages.
A. CREE 1G SiC MOSFETs
Stage I [t 1 ∼ t 2 ]: When a short-circuit occurs at t 1 , the drain current increases quickly due to a small inductance in the main power loop. Meanwhile, the device enters from the linear region to the active region, with a saturated drain-source voltage close to the dc bus voltage. The current keeps increasing in this stage, due to positive temperature coefficient of MOS channel mobility up to 600 K [23] .
The device conducts in saturation as the full dc bus voltage appears across it. This involves considerable power loss, and as a consequence, the semiconductor junction temperature increases rapidly due to self-heating. The temperature rise leads to reduction in the MOS channel (and drift region) carrier mobility, and thus, the short-circuit current presents a negative slope. The device can be successfully turned OFF if the semiconductor temperature is within safe range.
Stage III [t 3 ∼ t 4 ]: As junction temperature continues increasing, the di/dt of the short-circuit current waveform changes to be positive. This is likely because the decreasing rate of the MOS channel electron current is lower than the rising rate of leakage current induced by thermally-assisted impact ionization.
Stage IV [t 4 ∼]: When the device is switched OFF at t 4 , a tail leakage current remains after the turn-off process, and eventually leads to a thermal runaway phenomenon and device failure. This failure mode, occurring after a delay time from the device turn-off, has been reported by some authors in Si field-stop IGBTs [24] .
The SCWT t sc (from t 1 to t 4 ) is 12 μs under HSF, and 11.5 μs under FUL. The slightly lower SCWT for FUL is associated with the higher peak fault current caused by a gate voltage spike during the fault transient. The short-circuit critical energy E c , defined by (1), is around 1.18 J for both cases
The high-temperature short-circuit capability of the CREE 1G SiC MOSFETs is also evaluated with dc bus voltage V dc = 600 V, gate voltage v gs = +20/ − 2 V, and case temperature T c = 200°C, as shown in Fig. 2 . Compared to Fig. 1 , several observations can be made regarding the current waveforms: 1) the SCWT decreases slightly from 12 (25°C) to 11 μs (200°C) under HSF, and 11.5 μs (25°C) to 10 μs (200°C) under FUL; 2) the peak fault current point (occurring at time t 2 ) moves toward fault starting moment (at t 1 ); 3) the delay time to failure becomes shorter.
The CREE 1G SiC MOSFETs are further tested at an elevated voltage level, V dc = 750 V, while keeping other conditions the same as Fig. 2 . As shown in Fig. 3 , the SCWT is significantly reduced to 7 μs under HSF and 6.6 μs under FUL. Moreover, the device immediately fails after turn-off.
B. CREE 2-G SiC MOSFETs
The short-circuit capability of the second generation SiC MOSFETs from CREE has also been evaluated using the power stage. Given that HSF and FUL have nearly the same shortcircuit characteristics, only HSF testing results are presented hereafter. Fig. 4 (a) and (b) shows the HSF short-circuit transient waveforms under case temperatures of 25 and 200°C, respectively, with dc bus voltage V dc = 600 V and gate voltage v gs = +20/ − 2 V. The overall short-circuit behavior is the same as 1G SiC MOSFETs, while the SCWT becomes much shorter. Moreover, the SCWT stays unchanged at different case temperatures, which is around 8 μs.
The CREE 2G SiC MOSFETs are further tested at a higher stress condition, with a dc bus voltage of 750 V and case temperature of 200°C. As can be observed in Fig. 5 , the SCWT is as low as 5 μs, which is quite challenging for the design of protection circuits.
C. ROHM SiC MOSFETs
Short-circuit tests have been conducted for the SiC MOSFETs from ROHM. The positive gate bias is set at 18 V, as recommended by the device manufacturer [25] . Fig. 6 (a) and (b) shows the HSF short-circuit transient waveforms under case temperatures of 25 and 200°C, respectively, with dc bus voltage V dc = 600 V and gate voltage v gs = +18/ − 2 V. The shortcircuit behavior before device turn-off is similar to that of the CREE SiC MOSFETs; however, the SCWT is much longer. Different from the CREE devices, while the drain current can be successfully switched off, the gate and source terminals are shorted together after a delay following device turn-off.
In order to identify the key limiting factor, the ROHM SiC MOSFETs are further tested at a higher dc bus voltage (750 V) and positive gate bias (20 V), while keeping the case temperature at 200°C. As shown in Fig. 7 , the devices still present a delayed failure at the gate-source junction. The SCWT is around 10 μs at V dc = 750, which is higher than the CREE 1 G and 2 G SiC MOSFETs. Nevertheless, the SCWT is close to that of the CREE 1 G SiC MOSFETs when the positive gate bias is increased to 20 V.
III. BEHAVIOR COMPARISON AND ELECTROTHERMAL ANALYSIS

A. Delayed-Failure Mode
According to the experimental results, both the CREE 1G and 2G devices present a delayed-failure mode. In order to further investigate the evolution of the failure mode, the short-circuit duration is gradually increased until the failure of the power device, as illustrated in Fig. 8 . When the device is turned OFF, the initial leakage current I LK gradually increases with the extension of short-circuit duration. Once the leakage current is large enough, the internal thermal instability after device turn-off occurs following a delay time (depending on heat diffusion), which eventually leads to a thermal runaway. Moreover, the delay time to failure t df is short-circuit duration (i.e., energy) dependent. With the increase of short-circuit duration (i.e., higher energy), the delay time to failure becomes shorter.
After the destructive tests, the impedance between the three terminals of the DUT and the forward voltage of the body diode are measured using a digital multimeter. The typical measurement values are summarized in Table II . As can be observed, all three terminals are nearly shorted together for the CREE 1 G and 2 G SiC MOSFETs. The ROHM SiC MOSFETs only show a short-circuit in gate-source junction. The gate drain, drain-source junction, and body diode still appear to be normal. However, a detailed comparison with a new device reveals that the two junctions and the body diode are actually degraded. Both the impedance and forward voltage drop tend to decrease.
B. SCWT and Critical Energy
Based on the testing results under different case temperatures up to 200°C, the temperature-dependent SCWT and critical energy are summarized in Fig. 9 , where the dc bus voltage is 600 V and the gate voltages are +20/ − 2 V for the CREE devices and +18/ − 2 V for the ROHM devices.
Under low temperature levels, more dissipated energy is required for the devices to reach the critical failure temperature point, and the corresponding SCWT is longer. The short-circuit capability of the CREE 2G devices is nearly independent of temperature, and the short-circuit critical energy and withstand time remain nearly constant. Similarly, the short-circuit capability of the CREE 1 G SiC MOSFETs show a slight dependence on temperature. In contrast to the CREE devices, both the shortcircuit critical energy and withstand time of the ROHM devices decrease linearly with the increase of case temperature.
The SCWT and critical energy under different dc bus voltage levels are also investigated, as shown in Fig. 10 . The case temperature is kept at 200°C by a hot plate. The short-circuit capability of the three SiC MOSFETs is strongly voltage dependent. With the increase of dc bus voltage, less dissipated energy is needed to cause a thermal destruction, and the device can survive for shorter time duration.
C. Electrothermal Model
In order to evaluate the temperature distribution across the device assembly and, thus, further investigate the failure mechanism of the tested power devices as well as other SiC MOSFETs, an electrothermal model (including the power semiconductor die, die-attach material, and case) is built, as shown in Fig. 11 .
During short-circuit transient, the full dc bus voltage V dc applies to the power device, leading to a depletion layer width of x p in the P-well and x n in the N-drift region
where ε s is the dielectric constant for the 4 H-SiC material; q is the electron charge; N a and N d represent the doping density of the P-well and the N-drift region, respectively. For the three types of SiC MOSFETs, the breakdown voltage provides an estimated N-drift region thickness of 20 μm and doping density of 2 × 10 15 cm −3 . The temperature distributions within the device T (x, y, z) under various short-circuit condition can be obtained by solving the heat diffusion equation in Cartesian coordinates
where k p , ρ, and c p are the thermal conductivity, material density, and specific heat; Q is the heat generation source due to the power dissipation during short-circuit transient. Since the generated heat flux essentially flows in one dimension, from upper surface (i.e., source metallization layer) of the die to the case, (4) reduces to
The thermal properties of the die-attach material and the case are assumed to be constant due to small temperature variation. However, the temperature dependence of thermal conductivity and specific heat of 4 H-SiC material should be considered for SiC MOSFETs because of high internal temperature gradient [26] 
c p (T ) = 925.65 + 0.3772T − 7.9259
The internal heat generation Q can be given as
where J (t) is the short-circuit current density; S is the power device active area; I (t) is the short-circuit current in experiments; E (x) is the electric-field distribution in the space charge region given by
Substituting (8)- (10) and (2)- (3) into (5) yields
The above equations can be applied to all SiC MOSFETs to obtain their temperature distribution. According to (11) and (12) , several qualitative conclusions can be drawn as follows: 1) The increase of dc bus voltage V dc [thus, the increase of shortcircuit saturation current I (t)], causes a fast junction temperature rise (T/t). For a given failure temperature, the SCWT will be reduced.
2) The increase of current density, by larger channel width to length ratio (W/L) and/or higher gate voltage levels, will be at the cost of lower short-circuit capability. Currently, the low-channel mobility of SiC MOSFETs requires higher positive gate bias (+18 V∼+20 V) than Si devices (+15 V). Under the same dc bus voltage, the temperature rising rate is actually proportional to the current density.
3) The device scaling through die paralleling should not affect the failure temperature and SCWT.
The derived heat equations can be solved by finite-difference methods. Since (11) and (12) are second order in spatial coordinates and first order in time, two boundary conditions and one initial condition must be specified. In this study, the case temperature is fixed (from 25 to 200°C) at the bottom surface of the case. The generated heat flux is assumed to be unidirectional, and the top surface of the die is considered to be adiabatic. In addition, the device junction temperature before short-circuit test equals to the case temperature. These boundary conditions and initial conditions are summarized as
T (x, t = 0) = T c .
D. Leakage Current Model
Since the leakage current seems to be responsible for device failure in experiments, the temperature dependence of leakage current is also evaluated using the derived electrothermal model. In this study, three essential leakage current mechanisms are taken into account, namely the thermal generation current, diffusion current, and avalanche multiplication current.
1) Thermal Generation Current:
The thermally activated carrier generation is described by Shockley-Read-Hall (SRH) theory, and the corresponding leakage current is given by (16) [27] 
where n i is the intrinsic carrier concentration and τ g is the SRH generation lifetime. As can be observed, the SRH generation current is actually both voltage and temperature dependent. With the increase of dc bus voltage (from 400 to 750 V in this study), the thermal generation current will also increase. The temperature dependence of this leakage is mainly caused by the intrinsic charge carrier density of 4 H-SiC material
Although the intrinsic carrier concentration for SiC is far smaller than for Si due to the large difference in bandgap energy, its impact on the leakage current of SiC MOSFETs at high junction temperatures cannot be neglected. The generation lifetime depends on not only temperature, but also other factors, such as the material dislocation density, surface effects, the capture cross sections, and the trap energy [27] . Based on the previous measurement results in [28] [29] [30] , the carrier generation lifetime in 4 H-SiC epilayers ranges from less than 1 ns to approximately 1 μs. Due to its high uncertainty, several different lifetimes will be used in the later simulation to obtain a realistic value.
2) Diffusion Current: As mentioned above, the intrinsic minority carriers in the P well and the N-drift layer will quickly increase due to the rise of junction temperature during shortcircuit transient. These minority carriers diffuse into the depletion region and drift across the p-n junction with the aid of electric field E (x), leading to a saturation current proportional to the doping concentration at the low doped side of the junction.
According to [31] [32] [33] [34] [35] , the temperature dependence of the saturation current I g diff is given by the diffusion coefficient (D p and D n ), minority diffusion length (L p or L n ), and the intrinsic carrier concentration (n i ) as follows:
where k is the Boltzmann constant; μ p and μ n are the temperature-dependent hole and electron mobility of 4 H-SiC epilayers; μ p0 and μ n 0 are the hole and electron mobility at 300 K; τ p and τ n are the temperature-dependent hole and electron lifetime in the N-region and the P-well region, respectively; τ p0 and τ n 0 are the hole and electron lifetime at 300 K.
3) Avalanche Generation Current: Under short-circuit condition, both the majority electron charge and thermally induced minority charge carriers in the depletion region will be accelerated by the electric field E(x). Like the well-known avalanche breakdown mechanism, if the kinetic energy of the charge carriers is high enough to generate new electron hole pairs, an additional leakage current gradually forms based on the avalanche multiplication.
For a given dc bus voltage V dc , the avalanche current is given as
In (23), J n and J p are the electron and hole current density, respectively. Since most of the short-circuit current within SiC MOSFETs are composed by electrons, hole current density is neglected (i.e., J n = J) in the following analysis. α n and α p represent the impact ionization coefficient for electrons and holes, which depend not only on electric field but also temperature. As reported in [36] and [37] , the impact ionization rate of SiC material is much larger for holes than for electrons, which can be curve fitted with the empirical law of impact ionization 
E. Simulation Results
Using the experimental short-circuit waveforms and the derived electrothermal model, the temperature distribution within the SiC MOSFETs can be evaluated and the temperaturedependent leakage current is calculated numerically. Fig. 12 shows the comparison of the depletion region boundary (x = 0), temperature evolution for the three types of devices, under a dc bus voltage of 600 V and case temperature of 25°C. As can be seen, the failure temperatures of CREE SiC MOSFETs are close, while that of ROHM device is higher. Under the same short-circuit condition, the device with higher current density presents faster temperature rising rate, as predicted by the electrothermal model in (11) and (12) . For example, the CREE 2G and ROHM SiC MOSFETs have the highest T/t at the initial and end stage, respectively. For the CREE SiC MOSFETs, the higher current density or T/t eventually leads to a lower SCWT. However, ROHM device has higher saturation current density, but also longer SCWT. Their different failure mechanisms will be discussed in detail later.
The x-axis temperature distribution of the three devices at turn-off moment is plotted in Fig. 13 . The maximum temperature is reached at the depletion region boundary (x = 0) due to the highest electric field. It is shown that the heat flux only diffuses less than 200 μm for the three types of devices. Compared with the other two devices, CREE 2G SiC MOSFETs tend to have a higher temperature gradient (T/x) and lower heat diffusion distance. This is probably because the current density of CREE 2G device is the highest at the turn-off moment. Such a low heat diffusion distance reveals that the short-circuit capability of SiC MOSFETs can be independent of packaging technologies and external cooling conditions. Moreover, the concentrated heat generated within the depletion region could cause the degradation or even damage of the gate oxide and metallization layer [38] .
The leakage current of the three devices can be calculated from the junction temperature information. However, as discussed above, the thermal generation lifetime is not easy to be identified precisely for SiC MOSFETs from different device manufacturers. The simulation results will be tentatively obtained using different average generation lifetimes to match with experimental testing results. Based on the junction temperature and leakage current model, the total leakage current is shown in Fig. 14(a) and (b), with an average SRH generation lifetime of 1 and 100 ns, respectively. The simulated leakage currents decrease with the increase of generation lifetime. A comparison of the simulated leakage current with the previous experimental results reveals that CREE SiC MOSFETs tend to present a much lower thermal generation lifetime than ROHM SiC MOSFETs.
For CREE SiC MOSFETs, such a high additional bipolar leakage current flowing horizontally in the P-well region may activate the parasitic BJT structure shown in Fig. 11 . Moreover, high junction temperature will further contribute to the activation of the parasitic BJT, since the built-in voltage of the p-n junction decreases with temperature (−2.3 to −3.5 mV/K for 4 H-SiC [39] ). If the parasitic BJT is on, short-circuit current will increase quickly, and eventually leads to a device failure due to typical second breakdown and associated thermal runaway issues. On the other hand, the small leakage current of ROHM SiC MOSFETs is difficult to initiate a thermal runaway phenomenon. They are more likely to be damaged because of the high local temperature close to the gate oxide. Fig. 15 gives the calculated components of the total leakage current for the three devices. As can be observed, the thermal generation current (I g th ) is dominant during the whole shortcircuit transient. The reason is that the heat wave within the depletion region creates a positive feedback on the intrinsic carrier density when flowing toward the substrate of the power devices. The thermal generation current, responsible for the thermal runaway issue, increases monotonously with temperature evolution and reaches around 20 A for CREE SiC MOSFETs before device turn-off. The avalanche generation current (I g av ) is negligible, and decreases with temperature due to reduced impact ionization rate at higher temperatures. The diffusion generation current (I g diff ) is also small before device turn-off, while it increases quickly at the end of short-circuit the transient.
More numerical simulation studies have also been conducted for the CREE 1G SiC MOSFETs based on the previous testing results. Fig. 16 illustrates the comparison of the depletion region boundary (x = 0) temperature evolution and total leakage current of the CREE 1G SiC MOSFETs with different combinations of dc bus voltage (600-750 V) and case temperature (25-200°C) .
As can be observed, even though the short-circuit critical energy and withstand time are different for the three cases, the leakage currents start to increase quickly when the temperature is higher than 700°C. The leakage currents continue increasing until the temperature reaches around 1000°C. With the assumption of the same device failure temperature, the SCWT can be predicted under given short-circuit conditions. In addition, for the same die size (or current density), higher voltage stress (or electric field) results in a faster temperature rise, as revealed by the heat diffusion equation.
IV. CONCLUSION
In this paper, the temperature-dependent short-circuit capability of three different types of commercial SiC MOSFETs has been evaluated experimentally. An electrothermal model and a leakage current model, taking temperature-dependent thermal properties of SiC material into account, have also been built to calculate the junction temperature distribution and leakage current components. The key points of this paper can be summarized as follows.
1) The SCWT and critical energy of SiC MOSFETs will be reduced with the increase of current density, case temperature, and dc bus voltage. However, these are nearly independent of device scaling (i.e., die paralleling) and fault types (i.e., HSF and FUL).
2) The junction temperature will increase quickly during a short-circuit transient, which reaches a maximum point at the boundary of the depletion region. The higher current density results in a faster temperature rise and larger temperature gradient.
3) The high-temperature heat wave within the depletion region creates a positive feedback on the intrinsic carrier density. The fast increase in intrinsic carrier density leads to a thermal generation current, which dominates the total leakage current during the whole short-circuit transient. 4) The short-circuit failure mechanisms of SiC MOSFETs can be thermal generation current induced thermal runaway or high-temperature-related gate oxide damage. 5) The heat flux diffuses a limited distance toward the substrate before device failure, which indicates the shortcircuit capability of modern SiC MOSFETs can be independent of packaging materials and external cooling conditions. The experimental results and numerical simulation results presented in this paper aim at helping designers to evaluate actual safety margins for SiC MOSFET-based converters. Additionally, it may provide device manufacturers with some useful feedback to improve their future device technologies.
